Hardware Implementation of 3D Pipelined Laplace Filter Based on Rotation Structures

P. Poczekajło, K. Wawryn (Koszalin Univ. of Techn., Poland)

A hardware implementation of 3D pipelined Laplace filter has been presented in the paper. The filter is composed of rotation and delay unit structures with a help of CORDIC algorithm. Synthesis of the pipelined 3D Laplace filter is based on synthesis of 2D and 1D filters. Proposed implementation of the filter has been compared to the implementation of the filter based on direct form. Parameters of both filter structures implemented in FPGA, have been measured and compared.